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Abstract
Controller synthesis techniques based on symbolic abstractions appeal
by producing correct-by-design controllers, under intricate behavioural
constraints. Yet, being relations between abstract states and inputs,
such controllers are immense in size, which makes them futile for em-
bedded platforms. Control-synthesis tools such as PESSOA, SCOTS, and
CoSyMA tackle the problem by storing controllers as binary decision di-
agrams (BDDs). However, due to redundantly keeping multiple inputs
per-state, the resulting controllers are still too large. In this work, we
first show that choosing an optimal controller determinization is an NP-
complete problem. Further, we consider the previously known controller
determinization technique and discuss its weaknesses. We suggest several
new approaches to the problem, based on greedy algorithms, symbolic
regression, and (muli-terminal) BDDs. Finally, we empirically compare
the techniques and show that some of the new algorithms can produce
up to ≈ 85% smaller controllers than those obtained with the previous
technique.
1 Introduction
Controller synthesis techniques based on symbolic models, such as e.g. [28, 23,
17], are becoming increasingly popular. One of the key advantages of these tech-
niques is that they allow for synthesising correct-by-construction controllers of
general nonlinear systems under intricate behavioural requirements. However,
the downside of the synthesised controllers is their size as, in essence, they
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are huge tables mapping abstract state-space elements into input-signal val-
ues. Even for toy examples, the produced controllers can reach a size of several
megabytes. In real-life applications however, they can be several orders of mag-
nitude larger. The latter prohibits them from being used on embedded micro-
controllers which typically have very limited memory resources. In general, this
state-space explosion is the consequence of: (1) the number of abstract sys-
tem states and inputs which are exponential in the number of dimensions and
inverse-polynomial in the discretisation values; and (2) storing multiple valid
input signals per abstract state.
There are numerous tools, implementing or incorporating control synthe-
sis, such as PESSOA, SCOTS, CoSyMA, LTLMoP, TuLiP, see [18], [24], [19],
[7], and [32] correspondingly. Internally, they either use an explicit control law
representation in a table form or employ Reduced Ordered Binary Decision Di-
agrams, introduced by [4] and called RO-BDDs or simply BDDs, in an attempt
to optimise the memory needed to store the synthesised control law. RO-BDDs
are canonical, efficiently manipulable, and in many cases allow for compact data
representation. However, their size is strongly dependent on the variables’ or-
dering and the problem of finding an optimal one is known to be NP-complete,
as shown by [3]. To fight that issue, tools such as SCOTS and Pessoa use the
state of the art RO-BDD library CUDD, see [26], which implements numerous
efficient variable ordering optimisation heuristics. Yet, even when using BDDs,
controllers synthesised for practical applications can easily reach hundreds of
megabytes.
To our knowledge, there have been just a few attempts made to find compact
but practical representations of (symbolically produced) control laws. Except
for using BDDs, we are only aware of another two approaches. The first one,
suggested by [27], uses piece-wise linear functions, also known as linear in seg-
ments (LIS) functions, to approximate control functions of the form g : R→ R.
The approximation is considered for scalar control functions of one argument
only. The main motivation for LIS is to reduce the memory footprint of imple-
menting controllers at the cost of some on-line computations, which nonetheless
are fast to perform. However, this approach does not directly scale to multiple
dimensions or allows to resolve multiple-input’s non-determinism.
Another technique to reduce the control-law size, we shall refer to as LA
(Local Algorithm), was proposed by [9]. It borrows ideas from algebraic decision
diagrams (ADDs), see [1], for compact function representation and exploits the
non-determinism inherent to safety controllers. The considered controllers are
multi-valued maps g : Rn ⇒ N. The suggested approach attempts to optimise
the controller size determinizing the control law by choosing one of the possible
control signals for each of the state-space points. In the selection of such unique
inputs, LA maximizes the size of state-space neighbourhoods employing the same
input with the expected outcome of minimizing an ADD representation of the
resulting control function. However, the minimality of the ADD representation
cannot be guaranteed in general by this approach, which leads us to investigate
if better compression approaches may be viable.
In this paper, we first prove that the problem of choosing a size-optimal
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controller determinization is NP-complete. We do that assuming the BDD
controller representation, but the result can be easily generalised. Next, we
suggest two new determinization approaches : GA (Global Algorithm) - based
on a greedy algorithm for the minimum set-cover selection problem, see [12, 5];
SR - a hybrid of ADD-based and symbolic regression techniques, powered by
genetic programming, see [14, 31]. GA attempts to minimise the BDD size by
maximising the number of controller states having the same input signal. It
differs from LA in that, when choosing a common input for a set of states, it
looks at the state-space globally, without considering the actual state positions.
SR (Symbolic Regression) aims at bridging the intrinsic limitations of LA and
GA by using “arbitrary” (polynomial and sigmoid in our case) functions as con-
troller representations. This way we realise the Kolmogorov’s [16] view on data
compression1. Further, we combine LA and GA into a hybrid approach called LGA
(Local-Global Algorithm). The idea here is that the determinization is done as
in LA but, if multiple common inputs are possible, the preference is given to the
one suggested by GA. In addition, we consider B-prefixed version of LGA (BLGA)
which attempts for a better compression by using BDD variable reordering to
produce abstract state indexes.
We perform an empirical evaluation on a number of examples from the lit-
erature. Our results show that compression-wise2 there is no absolute best
approach. However, LGA seems, on most cases, to be providing the best com-
pression. The SR approach, while only providing better compressions in few
examples, may be most promising when looking at actual embedded deploy-
ments, if it could be pushed to remove any use of BDDs, and their overhead on
actual implementations.
2 Preliminaries
2.1 Minimum set cover
The minimum set cover problem (MSC) is formulated as:
Problem 2.1 (MSC). Given a set X and a cover {Sj}j∈I , i.e. X ⊆
⋃
j∈I Sj,
where |X|, |I| <∞, find the smallest subcover I∗ ⊆ I : X ⊆ ⋃j∈I∗ Sj.
Both, the decision and selection versions of (MSC, are known to be NP-
complete. The first approximate poly-nomial-time solution for MSC was given
by [12]. Later, [5] suggested an approximate poly-nomial-time solution for the
generalized “minimum set weight cover problem” (MWSC); which extends MSC
by that each set Sk is assigned a weight sk ≥ 0 and the question is to find
the smallest sub-cover with the minimum total weight. According to [6], the
Chva´tal’s algorithm time complexity is: O (|I| · |X| ·min (|I|, |X|)).
1Instead of storing the control law as an explicit map, we search for a symbolic function
that for a given state computes the input value.
2Up to the found optimal BDD variable reordering.
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2.2 Symbolic regression
Symbolic regression is a type of regression analysis that searches for analyti-
cal expressions best fitting a given dataset of numerical data, both in terms of
accuracy and simplicity. We apply this technique in order to find the smallest
analytical expressions best fitting symbolic-model-based control-law functions,
ensuring for the smallest control law representation. One of the most popu-
lar means for symbolic regression is genetic programming, see [13] (GP). In
this work, similar to [30], we employ grammar guided genetic programming al-
gorithms (GGGP) to find multi-dimensional analytical expressions fitting the
controller’s data. In fact, the genetic process follows [29] except for that the real-
value parameter tuning is done with CMA-ES [10]. To speed up the CMA-ES
procedure, we use sep-CMA-ES which has a linear time and space complexity
[21].
2.3 Binary Decision Diagrams
Binary Decision Diagrams (BDDs), represented with rooted directed acyclic
graphs were introduced by [4], as a compact representation for boolean func-
tions F : {0, 1}n → {0, 1}. Given F with a list of arguments {vi}ni=0, also
called BDD variables or just variables, the BDD of F results from the Shannon
expansion thereof. The order of arguments in the signature of F has clearly
no impact on F itself, but it has a drastic impact on the size of the resulting
BDD. Finding a size-optimal BDD variable ordering was shown, in [3], to be
NP-complete. Yet, there are multiple polynomial heuristics, [25], that can find
a semi-optimal variable ordering. One of the most popular thereof is sifting,
[22], and its variants. Given a fixed variable order, each BDD has a canon-
ical minimum-size representation, called Reduced Ordered BDD (RO-BDD).
Assuming the bottom-up BDD traversal, an RO-BDD can be obtained by the
following poynomial-time algorithm, for more details see Section 4.2 of [4]:
1. Combine terminal nodes with equal values
2. Eliminate nodes with equivalent3 children
3. Combine nodes with pairwise equivalent children
Multi Terminal BDDs (MTBDDs) extend BDDs in that tree’s terminal
nodes allow for arbitrary labels, thus useful to encode functions of the form
F : {0, 1}n → U , with |U | < ∞. The BDD reduction algorithm is naturally
extendable towards MTBDD which thus have the canonical RO-MTBDD form.
For an (MT)BDD M , we define R (.) as a reduction function producing the
RO-(MT)BDD R (M). Algebraic Decision Diagrams (ADDs), introduced by
[1], are a synonym of MTBDDs. The current state of the art implementation
for RO-(MT)BDDs is provided by the CUDD package [26].
3“Equivalent” means: Representing the same binary function.
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2.4 SCOTS v2.0
SCOTS is an open source software that implements construction of symbolic
models, also known as discrete abstractions, of possibly perturbed, nonlinear
control systems. The tool natively supports invariance and reachability speci-
fications as well as several control synthesis algorithms. The control laws can
be stored in BDD. SCOTS comes in a form of a header-only C++ library that
can be easily included in any C/C++ code but also has a MATLAB interface.
We base our algorithms on the interfaces provided by the UniformGrid and
SymbolicSet classes of the tool.
3 Problem statement
Consider a (possibly non-linear) discrete time control system of the form:
x(k + 1) = f(x(k), u(k)), x(k) ∈ X ⊆ Rn, u(k) ∈ U ⊆ Rm.
Symbolic approaches, see e.g. [28], automatically synthesize controllers in the
form of discrete state transition systems. Furthermore, the resulting controllers
can often be reduced to a look-up table, see [20], prescribing for each point of
the state-space a set of applicable inputs guaranteeing that the control speci-
fication is satisfied. Such synthesized controllers usually take the form of the
combination of a (finite) set-valued map g : S ⇒ V, and quantization maps
qx : X → S, qu : U → V reducing the originally infinite state and input sets
to finite sets (usually defining a grid), i.e. S ⊂ X , S ⊂ X , |S| < ∞, |V| < ∞.
Moreover, the usual approach is to quantize each dimension of X and U in-
dependently, i.e. qx(x) = (q
1
x(x1), . . . , q
n
x(xn)), qu(u) = (q
1
u(u1), . . . , q
n
u(un)),
where each of the qix : Xi ⊂ R→ Si, such that S = S1 × . . .×Sn, and similarly
for the input quantizer. This results in controller implementations selecting at
each time step u(k) ∈ g (qx(x(k))), see for details of such controllers [20]. Most
often, the controllers synthesized do not provide a valid input for some subset
S∅ ⊂ S. We define the set Sc := S \ S∅. We may assume that there is some
element nc ∈ V denoting a “no-input”, and thus we can define S∅ := g−1(nc).
A symbolic controller g ⊆ S×V, by indexing the countable sets Si and Vi, can
alternatively be interpreted as a relation g ⊂ Z≥0 × Z≥0. Consider B := {0, 1},
and let us define a fixed-length base-2 bit encoding for non-negative integers
bits : K → Bb for some K ⊂ Z≥0, |K| < ∞, and b := dlog2 (max (K))e. For
k = (k1, k2) ∈ g ⊂ Z≥0 × Z≥0, mapping the bit vector (bits (k1) , bits (k2)) to a
boolean 1 defines a BDD encoding of g. Similarly, one can construct an MTBDD
encoding of g by mapping bits (k1) to k2.
Relating elements of S or V with Z≥0 can be done with an indexing function,
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typically defined as:
fb (ka, . . . , kb) :=
b∑
i=a
ki ·
i−1∏
j=a
2|bits(Nj)|
 , or (1)
fs (ka, . . . , kb) :=
b∑
i=a
ki ·
i−1∏
j=a
Nj
 (2)
Here, Nj :=|Sj | for j∈1, n, and Nj :=|Vj | for j∈n+1, n+m; |bits (Nj) | is the
data-type size needed to enumerate intervals in j. Equations 2 and 1 are
both used in SCOTSv2.0. The former is employed in its interface classes
(UniformGrid and SymbolicSet), as it delivers smaller indexes. The latter
is used for BDD encoding as it avoids bit sharing between distinct dimension
interval indices.
In the present we consider the following minimisation problem aimed at
finding the smallest controller determinization of a given controller g:
Problem 3.1 (OD). Find the best determinization g∗ of a controller g optimiz-
ing: g∗ = argming˜∈F |enc (g˜)|, where
F : = {g˜ : Z≥0 → Z≥0|
∀s ∈ Dom (g) : ((g˜ (s) ∈ g (s)) ∧ (|g˜ (s) | = 1))} ,
enc (.) encodes controllers into RO-(MT)BDDs, and |.| provides the (MT)BDD
size.
In theoretical derivations, as in [15], we define |.| to be the number of
(MT)BDD nodes. In practice, |.| is the number of bits used to store the
(MT)BDD by the CUDD package in the best-found, variable reordering.
4 LA on MTBDDs
[9] suggests a controller-size minimisation technique, which we call LA, that uses
ideas from MTBDDs to represent the controller function in the form of a binary
tree. The approach does dimension-wise binary splitting of the controller’s
state-space bounding box. The areas with no-inputs are considered to allow
for any input. For the areas with common inputs possible a single input is
selected non-deterministically. A branch in the tree represents a state-space
area with all states having common inputs (stored in terminal nodes). The
determinization aims at choosing single inputs in a way minimising the depth
of the tree branches. The latter is equivalent to reductions as in steps (1) and
(2) of the RO-BDD construction (c.f. Section 2.3), but not (3). [9] showed that
LA can lead to drastic size reductions, e.g., for “the simple thermal model of
a two-room building” example the original controller required 1.000.000 data
units, whereas in the tree format it went down to 27. Yet, in its original form
this approach: (i) does not preserve the controller’s domain – neglecting basic
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x1
x2 x2
{1, 5} {4, 3} {1, 2} {0, 3}
Figure 1: An example MTBDD
data of safe initial states; (ii) employs a fixed state-space splitting algorithm –
not using controller’s structural features; (iii) uses simple binary trees which are
less efficient than MTBDDs, due to the latter compression abilities by variable
reordering and their canonical reduced form. This motivates extending the
approach towards MTBDDs.
LA can be adapted to quantised state-spaces, since:
(i) For dimension i∈1, n and si∈Si, the bit sequence bits (si), defines a binary-
tree path to si in Si.
(ii) For s∈S, the alternating bit sequence obtained from bits (s1) , . . . , bits (sn)
defines a binary-tree path to s in S.
The latter, using bounded-length bit sequences as in Section 3, allows to encode
the LA’s binary tree as an MTBDD. The size reductions obtained for the original
LA are then a subset of those we get using MTBDDs4, as we can: (i) obtain
RO-MTBDDs, utilising all the reduction steps (ii) find a more efficient variable
ordering. Let us now show that, however good, LA does not allow to utilise the
full power of the MTBDD reductions due to its pure spacial orientation.
Consider an MTBDD encoding of some LA’s binary tree, in its original vari-
able ordering, see Figure 1. LA traverses an MTBDD trying to find common
inputs, stored in terminal nodes, for all of its sub-trees. A sub-tree with a
common input can then be trivially reduced to a single terminal node. In this
case however, there are no non-trivial sub-trees with common inputs, so LA has
to non-deterministically choose one (arbitrary) input value per terminal node.
This results in 16 possible determinization variants, most of which would not
be reducible, see e.g. Figure 2, but a few would allow for reductions; the best
one is in Figure 3.
In this paper, we suggest alternatives and hybrid approaches to overcome
this potential shortcoming of LA, see Section 6. Furthermore, to preserve in-
formation on safe initial states, we shall consider a modification of LA which
forbids assignment of “any input” to “no-input” grid cells.
5 NP-completeness of determinization
Theorem 5.1. The OD problem is NP-complete (NP-C).
4Even with the original variable ordering.
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x1
x2 x2
{5} {4} {1} {3}
Figure 2: A non-reducible determinization
x1
x2 x2
{1} {3} {1} {3}
(a) After determinization
x2
{1} {3}
(b) After reduction
Figure 3: A reducible determinization
Proof. To show that OD is NP-complete we prove that:
(i) OD is NP: Consider a non-deterministic algorithm5, Algorithm 1, solving
the selection OD. To prove that OD is NP, one must show that Algorithm 1
has polynomial time complexity and contains a polynomial number of ran-
dom guesses, each independent on the problem size. Clearly, all of the Al-
gorithm 1 steps have polynomial time complexity. First of all, iterating over
Q ∈ 0, . . . , |M |, checking for |M ′′| == Q, and reducing R (M ′), see Section 2.3,
are polynomial time. Further, let us show that “guessing M ′ from M” can also
be done in polynomial time with a polynomial number of Bernoulli trials. First,
to visit M ’s terminal nodes requires O (|M |) steps. Second, for a node, hav-
ing at most |U| inputs, to randomly choose one input requires O (dlog2 (|U|)e)
Bernoulli trials. So we conclude that6 OD is NP.
(ii) MSC is polynomial-time/space convertible to OD: For an MSC with X :=
{xi}Ni=1, S := {Sj}Kj=1, ∀j ∈ 1,K : Sj ⊆ X, and N,K < ∞, consider the next
three proving steps:
a) Encode MSC as an MTBDD M : Take a binary tree with N terminal nodes,
indexed by i ∈ 1, N . For each terminal node i add a low (left) tli and a hight
(right) thi children, such that val
(
tli
)
:=
{
j ∈ 1,K|xi ∈ Sj
}
and val
(
thi
)
:=
{K + i}. Here, val (.) is terminals’ labelling function; the low terminals encode
the MSC sets; and the high terminals prevent all but low-terminals’ reductions.
The resulting binary tree T is a polynomial-space encoding of MSC as7: |T | = 4×
5I.e. it has a non-deterministic step which always makes a “proper” (relative to the
algorithm’s goal) guess, see e.g. [2].
6All the missed auxiliary operations, e.g.: counting node inputs, removing the non-chosen
inputs, and etc. are also polynomial time.
7Remember that we have 2×N terminal nodes.
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Input: M - Controller’s MTBDD
Result: Size-optimal determinization of M
for Q ∈ 0, . . . , |M | do
Guess M ′ - a determinization of M
M ′′ ← R (M ′);
if |M ′′| == Q then
return M ′′
end
end
Algorithm 1: NP algorithm for selection OD
N −1. Also, this is a polynomial-time encoding, as is realisable by Algorithm 2,
of time complexity O (N). To convert this binary tree into an MTBDD M , we
shall interpret its non-terminal nodes as decision nodes, and its terminal nodes
t as value nodes, labeled with val (t). This trivial conversion can also be done
in polynomial time and space.
b) Solving OD for M solves MSC : For the given M encoding of MSC, R (M ′),
in Algorithm 1, can only re-combine low terminals of M ′ as high-terminal and
thus non-terminal node reductions are prevented by the distinct high terminal
node idexes. The high and non-terminals will stay intact and Algorithm 1 will
effectively minimise the number of low terminals. The set I of low-terminal
labels of M ′′ then yields the solution for MSC as: (a) I defines a sub-cover of S;
(b) |I| is minimal. The former is clear as each xi ofX is related to a low-terminal.
The latter can be proved by contradiction. First, fix low-terminal node values
of M to those of I to get an MTBDD MI for which |R (MI) | = 3×N − 1 + |I|.
Let us assume that I is not a solution of MSC then there exists a sub-cover I ′,
such that |I ′| < |I|. Similarly, for MI′ we have |R (MI′) | = 3 × N − 1 + |I ′|,
and thus R (MI′) < R (MI). The latter contradicts the fact that Algorithm 1
solves OD.
c) Decoding MSC solution from OD solution: Decoding of the MSC solution
from M ′′ is straightforward: one needs to go through all of the low-terminal
nodes and collect their labels. This requires linear time and space algorithm.
Finally, since MSC is NP-C, (i)&(ii), imply that OD is NP-C.
6 Determinization algorithms
The newly suggested determinization algorithms have various underlying ideas:
GA tries to maximise the number of states with the same input, and minimise
the number of different inputs as a whole, both in an attempt to maximise the
chances for (MT)BDD reductions; LGA combines complementary ideas of LA and
GA to reduce the number of non-deterministic choices to be taken in the former
one; SR attempts to find an analytical expression fitting the controller points
on the largest part of its domain to reduce the number of distinct control mode
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Input: X = {xi}N - Set elements
Input: S = {Sj}Kj=1 - Set cover
Result: The MTBDD encoding for MSC
Node root← null
if N > 0 then
Queue〈Node〉 terms (N)← empty
uint cnt← 1
root← new Node ()
terms.push back (root)
while cnt 6= N do
Node term← terms.pop front ()
terms.push back (term.low ← new Node ())
terms.push back (term.high← new Node ())
tcnt← cnt+ 1
end
uint idx← 1
while terms 6= empty do
Node term← terms.pop front ()
term.low ← new Node (get set ids(xidx, S ))
term.high← new Node ( {K + idx} )
idx← idx+ 1
end
end
return root;
Algorithm 2: Encode MSC as OD
10
areas to be stored;
6.1 Global Approach
The GA approach is summarised in Algorithm 3, where:
(i) inputs to states (.) creates C – the set of domain state indexes, I – the
set of input indexes, and {Cj}j∈I – the sets of states for the given inputs;
(ii) get min set cover(.) implements the MSC solution algorithm for unit set
weights8, see Section 2.1;
(iii) determinize (.) iterates over I∗ and for each state with the input removes
all other inputs.
Input: M - the controller’s MTBDD
Result: The determinized MTBDD(
C, I, {Cj}j∈I
)
← inputs to states(M)
Vector I∗ ← get min set cover
(
C, I, {Cj}j∈I
)
M ′ ← determinize (M, I∗)
return R (M ′);
Algorithm 3: The GA approach
GA differs from LA by looking at the state-space globally regardless of its’
elements location. It maximizes the number of terminal nodes with identical
labels, generally leading to a reduction in the number of used labels, which
should facilitate MTBDD reductions.
6.2 Local-Global Approach
Recall the MTBDD-based LA algorithm discussed in Section 4. We showed that
such determinization procedure can suffer from sub-optimal non-deterministic
resolutions when multiple input choices are available in some regions. LGA com-
bines LA with GA in an attempt to improve the resulting reductions by minimising
this uncertainty. In essence, the LGA approach proceeds as LA up to the moment
a non-trivial set of inputs, common for a grid area, is found; then the input is
chosen according to the priority-descending order of inputs, as pre-computed by
the get min set cover (.) function, see Algorithm 3.
6.3 BDD-index based Local-Global Approach
RO-(MT)BDDs achieve significant size reductions only if a “good” variable or-
dering is found, see Section 2.3. Given the (MT)BDD encoding, see Equation 1
8The function returns a vector of inputs, ordered in the same way they were added to I∗,
with the more common inputs coming first.
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(a) SCOTSv2.0 grid-cell index encoding (b) RO-BDD grid-cell index encoding
Figure 4: DC motor: controller function
of Section 3, the variable reordering swaps grid-cell index bits realising a limited9
form of cell re-indexing. Figure 4 shows the effects thereof on the g ⊂ Z≥0×Z≥0
function for an LGA-determinized BDD controller of the DC motor case study,
see Section 7.1. The horizontal and vertical axes of the plots correspond to the
state- and input-space element indexes respectively. The distinct vertical lines
on Figures 4a and 4b are the 1.000 point marks. According to Section 3, the
BDD’s range of S indexes is wider than that of SCOTSv2.0. Comparing g (.) in
RO-BDD and SCOTSv2.0 indexes, the former exhibits better data clustering.
To use this to our benefit, we suggest a version of LGA, called BLGA, using the
RO-BDD indexes.
6.4 Symbolic Regression
For the SR algorithm, a set of candidate controllers is evolved using a com-
bination of GGGP and sep-CMA-ES, c.f. references in Section 2.2, using imax
individuals (i.e. candidate solutions) for N generations. GGGP is used to evolve
the functional structure of the controller based on a grammar and sep-CMA-ES
to optimize the parameters. Given a candidate controller gSR : Rn → Rm, the
fitness function F with respect to a finite set S is defined as:
F (gSR,Sc) = |{s ∈ Sc | qu(gSR(s)) ∈ g(s)}||Sc| .
In order to reduce the computation time, the set of states Sc is down-sampled
to a set with a maximum of λ elements. The reproduction involves selecting
individuals based on tournament selection and the genetic operators crossover
and mutation, in which parts of the individuals are exchanged or randomly
altered respectively. More in depth descriptions of the used GGGP and sep-
CMA-ES algorithms can be found in [29] and [21] respectively. After a maximum
amount of generations the individual with the highest fitness is selected. For the
resulting controller, it is verified for which states s ∈ Sc it holds that qu(gSR(s)) ∈
g(s). For the remaining states the inputs are determinized using GA, LA or LGA.
Finally, all states and corresponding new input indexes are again stored in a
BDD.
9Swapping bits affects all indexes; bits can not change value.
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For our experiments we used the parameters in Table 1. Table 2 shows the
grammar employed to determine in which space analytical expressions to fit the
controllers were selected. Here sgn denotes the signum function and Random
Real ∈ [−1, 1] creates a random real within the specified interval. The used
starting symbol is 〈strt〉.
Table 1: SR parameters
parameters value explanation
λ 1000 Cardinality of down-sampled Sc
N 50 Max. number of GGGP generations.
M 32 Maximum number of individuals.
d 7 Maximum tree depth of genotypes.
(cc, cm) (0.5, 0.5) Crossover and mutation chance.
σ0 1 Initial standard deviation.
NES 10 Max. number of CMA-ES generations.
Table 2: Production rules P
Nonterminal Rules
〈strt〉 ::= 〈const〉+ 〈expr〉 | 〈const〉 · 〈expr〉
| 〈const〉+ 〈const〉 · 〈expr〉
〈expr〉 ::= 〈lin〉 | 〈pol〉 | 0.5sgn(〈lin〉) + 0.5 + 〈expr〉
| 0.5sgn(〈pol〉) + 0.5 + 〈expr〉
〈lin〉 ::= 〈const〉 · x1 + . . . 〈const〉 · xn
〈pol〉 ::= 〈pol〉+ 〈pol〉 | 〈const〉 × 〈mon〉
〈mon〉 ::= 〈var〉 | 〈var〉 × 〈mon〉
〈var〉 ::= x1 | · · · | xn
〈const〉 ::= Random Real ∈ [−1, 1]
7 Empirical evaluation
7.1 Case studies
All of the considered case-studies, but the last one, are taken from the stan-
dard distribution of SCOTSv2.0: Aircraft - a DC9-30 aircraft landing ma-
neuver, see [20]; Vehicle - a path planning problem for an autonomous vehicle,
see [33] and [20]; DCDC - a boost DC-DC converter with a reach-and-stay voltage
specification, see [8]; DCDC rec 1/2 - the same as DCDC but enforces a recur-
rence specification for two targets; DCM - a DC motor with a reach-and-stay
velocity specification, see [18].The symbolic BDD controller sizes were varied by
modifying the models’ input-/state-space discretisation parameters.
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7.2 Software details
For the evaluation, we have realised the following software:
• A C++11 based LibLink library10 for Mathematica 11, see [11], allowing
to load and store BDD-based symbolic controllers of SCOTSv2.0.
• A C++11 based application implementing LA, GA, LGA, and BLGA. Our
code is single-threaded as constrained by CUDD.
• A Mathematica 11 package implementing the SR approach. This realisa-
tion is natively multi-threaded and allows for a best utilisation of the CPU
cores.
7.3 Experimental setup
We have measured: (i) determinization run-time in seconds as reported by the
tools; (ii) size of the determinized controllers in bytes, when stored to the file
system. SR is probabilistic and therefore each of its experiments was repeated 5
times. All other approaches are deterministic and thus their experiments were
repeated only once. Overall, we have considered the algorithms on various size
models, varying the discretization parameters, and thus changing:
1. The number of model inputs:
(a) GA, LA, LGA, BLGA
(b) SR on LGA determinized controllers
2. The number of model states:
(a) GA, LA, LGA, BLGA
SR was only done on LGA determinized controllers because it: (i) did not scale
well with the growing number of inputs; (ii) if feasible, shall be capable of
reducing deterministic controllers. The experiments were done on two machines:
(A) MacBook Pro with: Intel i5 CPU (4 cores) 2.9 GHz; 8 GB 2133 Mhz RAM;
MacOS v10.12.6; (B) PC with: Intel Xeon CPU (8 cores) E5−1660 v3 3.00GHz;
32 GB 2133 MHz RAM; Ubuntu 16.04.3 LTS. The type (1.a) experiments ran
on machine (A); (1.b) and (2) on (B).
Given, a significant difference in software realization (Mathematica v.s. C++11,
multi v.s. single threaded), running SR on faster multicore machine, and that
controllers’ determinization is an offline job, our run-time data: (i) is only
dedicated to show the approaches’ feasibility; (ii) can only hint the actual per-
formance differences between SR and others. This is why also the run-time for
LA, GA, LGA, and BLGA is not averaged over multiple re-runs.
10We preferred LibLink over WSTP due to faster data-exchange.
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7.4 Results
Table 3 presents the core experimental data for models obtained by varying
the number of inputs. Here, column: “SCOTS” lists information for the orig-
inal controllers; “Time” is the algorithm’s run-time in seconds; “A-SR” and
“M-SR”stand for the average and maximum SR values over 5 repetitions; and
“Fit %” is the fitness percentage of the SR controller’s symbolic part. To com-
pare the compressing power of the approaches, for an algorithm ω and a case
study ν we define size compression as: Cνω:=(1− |Bνω|/|Bν |)∗100, where Bν and
Bνω stand for the original and ω-determinized BDD sizes. Comparing algorithms
“ω1 v.s. ω2” is done by computing a difference ∆
ν
ω1,ω2 :=C
ν
ω1 − Cνω2 . Clearly,
∆νω1,ω2 > 0 means ω1 being better than ω2 on ν. Taking into account the A-SR
experiment repetitions, we define11: Cν
A-SR
:= E [Cν
SR
].
Figure 5 contains two compression comparison sets: (i) GA, LGA, BLGA v.s.
LA; and (ii) A-SR, M-SR v.s. LGA12. The plot features mean compressions and
the standard deviation thereof. We conclude the next compression ranking of
the algorithms: 1. LGA, 2. BLGA, 3. LA, 4. GA, 5. M-SR 6. A-SR.
Figure 6 summarises the execution times for the set-up of Table 3. Relative
to LA, on average: GA is≈ 0.8 times faster; LGA is comparable; BLGA is≈ 1.1 times
slower; A-SR is ≈ 180 times slower but has a huge deviation of ≈ 174. The latter
is due to probabilistic nature of SR. Note that, A-SR is multi-threaded and was
run on a faster machine than the single-threaded LA. So the actual performance
difference between the algorithms is more significant.
Additionally, we compared GA, LGA, BLGA and LA on up to 52 Mb size BDD
controllers, obtained by varying the number of system states. These experiments
only strengthened the algorithms’ ranking conclusions implied by Figure 5. We
omit further detail on that, to save space.
To conclude, we present Figure 7 summarising the compression of LGA rel-
ative to LA on all of the 67 considered BDD controllers. Per case-study ν the
compression is computed as: Cν
LGA, LA:=(1− |BνLGA|/|BνLA|) ∗ 100. The plot on the
left of Figure 7 shows the discretized distribution of Cν
LGA, LA, the plot on the right
shows its mean and standard deviation. Notice that, on average, LGA produces
≈ 14% smaller controllers than LA, in the best case LGA was capable of delivering
up to ≈ 85% smaller controllers.
8 Conclusions
In this work, we have considered the problem of size-optimal BDD controllers
determinisation (OD), which we show to be NP-complete. Up until now, the only
heuristic approach to solve OD was proposed by [9] and was based on representing
the controller function as a binary tree. We have shown how that such an
approach, which we call LA, can be extended to use the more size-efficient RO-
(MT)BDDs data structure. In addition, we have identified examples where LA
11The mean value over 5 experiment repetitions of SR on ν.
12Since SR was applied to the LGA-determinized controllers.
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Table 3: Core experimental data
SCOTS LA LGA A-SR M-SR
#inputs #Bytes #Bytes Time #Bytes Time Fit %
A
ir
cr
a
ft 20 2878481 150459 121.81 150316 1065, 50 48.56
57 9563407 193590 159.61 193055 1547, 92 43.55
112 8533274 236753 183.62 235273 1949, 12 40.58
V
eh
ic
le
49 21972 10462 1.38 9821 572, 77 32.31
169 28537 11956 1.79 11047 614, 85 27.15
441 54692 19430 2.86 17357 770, 81 13.96
729 52447 18435 3.41 15793 954, 53 18.14
1087 60757 18939 4.04 16338 1455, 87 24.82
D
C
M
2001 4951 830 2.04 371 458, 61 33.14
10001 11957 1000 13.3 420 639, 11 33.14
20001 24206 1166 34.65 410 742, 10 24.43
30001 19161 1306 63.45 441 951, 10 33.14
40001 13772 1308 94.00 449 975, 50 19.82
50001 12921 1252 143.13 448 1121, 98 33.14
D
C
D
C
2 4532 786 0.75 786 431, 15 94.19
45 5218 1025 1.57 1025 440, 99 94.19
89 5350 1030 2.38 1030 351, 11 94.18
134 5272 1036 3.31 1035 450, 36 94.17
178 5266 1036 4.11 1035 368, 17 94.15
223 5300 1037 5.09 1036 426, 01 93.55
D
C
D
C
r1
2 4247 773 0.78 773 448, 00 97.35
45 6009 915 1.48 915 417, 70 97.35
89 5615 921 2.15 921 422, 11 97.35
134 5768 936 2.96 930 359, 65 97.35
178 5781 936 3.64 930 409, 91 97.35
223 5714 936 4.48 930 428, 49 95.13
D
C
D
C
r2
2 2243 791 0.73 828 439, 04 95.08
45 3685 934 2.15 937 428, 78 94.51
89 3638 939 3.66 943 395, 83 95.12
134 3565 949 4.98 949 361, 49 94.99
178 3531 949 6.43 949 456, 36 94.82
223 3549 950 8.13 950 408.70 92.91
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is sub-optimal due to only considering controller’s local properties. A global
approach (GA), based on the minimum set cover problem solution algorithm,
was proposed to remedy this. Further, a hybrid of GA and LA, called LGA,
was suggested to incorporate the strengths of both approaches. To exploit
the clustering of internal BDD indexes, we have come up with a BDD-index
based version of LGA, called BLGA. Finally, we made an attempt of substituting
the BDD-based control-law representations by functions generated using the
symbolic regression (genetic-algorithm powered) approach, we refer to as SR.
All of the devised approaches were compared in compressing power and run-
time by means of an extended empirical evaluation. The compression ranking
of the algorithms turns out to be: 1. LGA, 2. BLGA, 3. LA, 4. GA, 5. SR. The run
times of LA, GA, LGA, and BLGA are of the same order but SR is at least one to
two orders of magnitude slower.
In principle, SR could allow us to eliminate BDDs completely, leading to
potentially smaller functional expressions and prevent using BDD-data accessing
code that, as for CUDD, is difficult (and size expensive) to port to embedded
hardware. We did not manage to achieve that due to: (i) our SR realization
not being powerful enough, see low fitness values in Table 3; (ii) using BDDs
for storing the controller’s support, due to a decision to preserve controller’s
domain. For now, we shall note that SR still looks promising for getting small
and practical controllers. However, symbolic controllers seem to have structure
that is not easy for SR to achieve a 100% fitness on. So more research is needed
to be done in this direction.
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